@@ -11529,11 +11529,11 @@ static SDValue combineMinNumMaxNumImpl(const SDLoc &DL, EVT VT, SDValue LHS,
11529
11529
return DAG.getNode(IEEE2019Opcode, DL, VT, LHS, RHS);
11530
11530
11531
11531
unsigned IEEEOpcode = (LHS == True) ? ISD::FMINNUM_IEEE : ISD::FMAXNUM_IEEE;
11532
- if (TLI.isOperationLegal (IEEEOpcode, VT))
11532
+ if (TLI.isOperationLegalOrCustom (IEEEOpcode, VT))
11533
11533
return DAG.getNode(IEEEOpcode, DL, VT, LHS, RHS);
11534
11534
11535
11535
unsigned Opcode = (LHS == True) ? ISD::FMINNUM : ISD::FMAXNUM;
11536
- if (TLI.isOperationLegal (Opcode, TransformVT))
11536
+ if (TLI.isOperationLegalOrCustom (Opcode, TransformVT))
11537
11537
return DAG.getNode(Opcode, DL, VT, LHS, RHS);
11538
11538
return SDValue();
11539
11539
}
@@ -11553,11 +11553,11 @@ static SDValue combineMinNumMaxNumImpl(const SDLoc &DL, EVT VT, SDValue LHS,
11553
11553
return DAG.getNode(IEEE2019Opcode, DL, VT, LHS, RHS);
11554
11554
11555
11555
unsigned IEEEOpcode = (LHS == True) ? ISD::FMAXNUM_IEEE : ISD::FMINNUM_IEEE;
11556
- if (TLI.isOperationLegal (IEEEOpcode, VT))
11556
+ if (TLI.isOperationLegalOrCustom (IEEEOpcode, VT))
11557
11557
return DAG.getNode(IEEEOpcode, DL, VT, LHS, RHS);
11558
11558
11559
11559
unsigned Opcode = (LHS == True) ? ISD::FMAXNUM : ISD::FMINNUM;
11560
- if (TLI.isOperationLegal (Opcode, TransformVT))
11560
+ if (TLI.isOperationLegalOrCustom (Opcode, TransformVT))
11561
11561
return DAG.getNode(Opcode, DL, VT, LHS, RHS);
11562
11562
return SDValue();
11563
11563
}
0 commit comments