-
Notifications
You must be signed in to change notification settings - Fork 13.5k
Issues: llvm/llvm-project
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Author
Label
Projects
Milestones
Assignee
Sort
Issues list
LLVM 20.1.5 test failure
backend:Hexagon
llvm:codegen
regression:20
Regression in 20 release
test-suite
[Hexagon] shouldForceRelocation: check MCValue::Specifier
backend:Hexagon
mc
Machine (object) code
#139948
opened May 14, 2025 by
quic-areg
Loading…
Add macro to suppress -Wunnecessary-virtual-specifier
backend:AMDGPU
backend:Hexagon
backend:X86
clang:bytecode
Issues for the clang bytecode constexpr interpreter
clang:codegen
IR generation bugs: mangling, exceptions, etc.
clang:driver
'clang' and 'clang++' user-facing binaries. Not 'clang-cl'
clang:frontend
Language frontend issues, e.g. anything involving "Sema"
clang:openmp
OpenMP related changes to Clang
clang
Clang issues not falling into any other category
cmake
Build system in general and CMake in particular
llvm:analysis
llvm:ir
llvm:support
llvm:transforms
#139614
opened May 12, 2025 by
DKLoehr
Loading…
[llvm][TargetLowering]
isTruncateFree(Type*, Type*): call isTruncateFree(EVT, EVT) by default
backend:ARM
backend:Hexagon
backend:MSP430
backend:PowerPC
backend:SystemZ
#138776
opened May 6, 2025 by
justinfargnoli
Loading…
[Hexagon] Small data constants cause duplicate symbols
backend:Hexagon
mc
Machine (object) code
#138438
opened May 4, 2025 by
alexrp
[MachinePipeliner] Introduce a new class for loop-carried deps
backend:AArch64
backend:Hexagon
#137663
opened Apr 28, 2025 by
kasuga-fj
Loading…
[LV] Enable considering higher VFs when data extend ops are present i…
backend:AArch64
backend:Hexagon
backend:PowerPC
backend:WebAssembly
llvm:analysis
llvm:transforms
vectorizers
#137593
opened Apr 28, 2025 by
sushgokh
Loading…
[HEXAGON] [MachinePipeliner] Fix the DAG in case of dependent phis.
backend:Hexagon
#135925
opened Apr 16, 2025 by
quic-asaravan
Loading…
[hexagon] switch to eld as the default linker
backend:Hexagon
clang:driver
'clang' and 'clang++' user-facing binaries. Not 'clang-cl'
enhancement
Improving things as opposed to bug fixing, e.g. new or missing feature
#135200
opened Apr 10, 2025 by
androm3da
[MachinePipeliner] Add validation for missed dependencies
backend:AArch64
backend:Hexagon
backend:PowerPC
#135148
opened Apr 10, 2025 by
kasuga-fj
Loading…
[lld] [hexagon] Assertion `auxIdx == 0'
backend:Hexagon
lld:ELF
#132766
opened Mar 24, 2025 by
androm3da
[TARGETS-PARSER] Added const reference for params with size >= 16 bytes
backend:AArch64
backend:AMDGPU
backend:ARM
backend:Hexagon
backend:NVPTX
#125083
opened Jan 30, 2025 by
GermanAizek
Loading…
Added const reference for params wth size >= 16 bytes
backend:AArch64
backend:AMDGPU
backend:ARM
backend:DirectX
backend:Hexagon
backend:NVPTX
backend:RISC-V
debuginfo
llvm:analysis
llvm:binary-utilities
llvm:globalisel
llvm:ir
llvm:SandboxIR
llvm:SelectionDAG
SelectionDAGISel as well
llvm:support
llvm:transforms
LTO
Link time optimization (regular/full LTO or ThinLTO)
PGO
Profile Guided Optimizations
platform:windows
tablegen
testing-tools
tools:llvm-exegesis
vectorizers
#125074
opened Jan 30, 2025 by
GermanAizek
Loading…
[MachinePipeliner] Fix loop-carried dependencies analysis
backend:AArch64
backend:Hexagon
backend:PowerPC
#121907
opened Jan 7, 2025 by
kasuga-fj
Loading…
[IR][AsmParser] Revamp how floating-point literals work in LLVM IR.
backend:AArch64
backend:AMDGPU
backend:ARM
backend:DirectX
backend:Hexagon
backend:loongarch
backend:NVPTX
backend:PowerPC
backend:RISC-V
backend:SPIR-V
backend:SystemZ
backend:WebAssembly
backend:X86
clang:openmp
OpenMP related changes to Clang
clang
Clang issues not falling into any other category
debuginfo
HLSL
HLSL Language Support
llvm:adt
llvm:analysis
llvm:globalisel
llvm:instcombine
llvm:ir
llvm:support
llvm:transforms
#121838
opened Jan 6, 2025 by
jcranmer-intel
Loading…
[Support] Add clang tooling generated explicit visibility macros
backend:AMDGPU
backend:Hexagon
backend:RISC-V
llvm:support
#113097
opened Oct 20, 2024 by
fsfod
Loading…
[lld] Add thunks for hexagon
backend:Hexagon
lld:ELF
lld
#111217
opened Oct 4, 2024 by
androm3da
Loading…
Clang tooling generated visibility macros for Clang
backend:AArch64
backend:AMDGPU
backend:ARM
backend:Hexagon
backend:loongarch
backend:PowerPC
backend:RISC-V
backend:SystemZ
backend:WebAssembly
backend:X86
clang:analysis
clang:codegen
IR generation bugs: mangling, exceptions, etc.
clang:dataflow
Clang Dataflow Analysis framework - https://clang.llvm.org/docs/DataFlowAnalysisIntro.html
clang:frontend
Language frontend issues, e.g. anything involving "Sema"
clang:modules
C++20 modules and Clang Header Modules
clang:openmp
OpenMP related changes to Clang
clang:static analyzer
clang
Clang issues not falling into any other category
clang-format
ClangIR
Anything related to the ClangIR project
HLSL
HLSL Language Support
xray
#109702
opened Sep 23, 2024 by
fsfod
Loading…
Previous Next
ProTip!
Updated in the last three days: updated:>2025-05-15.