Skip to content

Commit ba1f7f6

Browse files
committed
feat: add gcd custom inst define
1 parent 6cfd240 commit ba1f7f6

File tree

1 file changed

+1
-0
lines changed

1 file changed

+1
-0
lines changed

rtl/tc_l2/src/main/scala/core/id/ISADecoder.scala

+1
Original file line numberDiff line numberDiff line change
@@ -88,6 +88,7 @@ class ISADecoder extends Module {
8888
io.isa.REMU := (io.inst === BitPat("b0000001_?????_?????_111_?????_0110011"))
8989
io.isa.REMUW := (io.inst === BitPat("b0000001_?????_?????_111_?????_0111011"))
9090
io.isa.REMW := (io.inst === BitPat("b0000001_?????_?????_110_?????_0111011"))
91+
io.isa.GCD := (io.inst === BitPat("b0000000_?????_?????_000_?????_0001000"))
9192

9293
protected val arith = io.isa.ADD || io.isa.ADDW || io.isa.ADDI || io.isa.ADDIW || io.isa.SUB || io.isa.SUBW || io.isa.LUI || io.isa.AUIPC
9394
protected val logc = io.isa.XOR || io.isa.XORI || io.isa.OR || io.isa.ORI || io.isa.AND || io.isa.ANDI

0 commit comments

Comments
 (0)