Skip to content

Issues: llvm/llvm-project

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Clear current search query, filters, and sorts
1,386 Open 4,638 Closed
1,386 Open 4,638 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

[SelectionDAG] Convert to or mask if all insertions are -1 backend:AArch64 backend:X86 llvm:SelectionDAG SelectionDAGISel as well
#138213 opened May 1, 2025 by AZero13 Loading…
1
[HLSL] Implement the ldexp intrinsic backend:X86 clang:headers Headers provided by Clang, e.g. for intrinsics clang Clang issues not falling into any other category HLSL HLSL Language Support
#138182 opened May 1, 2025 by kmpeng Loading…
1
9
Missed combining shr and shrx in collatz_f1() backend:X86 missed-optimization
#137983 opened Apr 30, 2025 by BreadTom
1
[llvm] X86_64 CC for UEFI backend:X86
#137905 opened Apr 30, 2025 by Prabhuk Loading…
3
[CodeGen][MachineLoop] Fix getLoopID backend:X86
#137820 opened Apr 29, 2025 by kortbeek-snps Loading…
2
[SLP] -march=znver4 is slower than -march=znver3 on the znver4 series CPUs. backend:X86 llvm:SLPVectorizer
#137808 opened Apr 29, 2025 by dianqk
@RKSimon
1
[clang][SPIRV] Add builtin for OpGenericCastToPtrExplicit and its SPIR-V friendly binding backend:SPIR-V backend:X86 clang:codegen IR generation bugs: mangling, exceptions, etc. clang:frontend Language frontend issues, e.g. anything involving "Sema" clang:headers Headers provided by Clang, e.g. for intrinsics clang Clang issues not falling into any other category
#137805 opened Apr 29, 2025 by Naghasan Loading…
19
Revert "[InlineSpiller] Check rematerialization before folding operand (#134015)" backend:X86 llvm:regalloc
#137801 opened Apr 29, 2025 by arsenm Loading…
5
[X86-64] 32-bit registers store variables of unsigned char type without zero extension backend:X86
#137764 opened Apr 29, 2025 by zhaojiangkun-1
3
[AVX-512] vpsubd a, b, vpmovm2d can be done via a masked vpsubd backend:X86 missed-optimization
#137700 opened Apr 28, 2025 by dzaima
3
[x86] Enable indirect tail calls with more arguments backend:X86
#137643 opened Apr 28, 2025 by zmodem Loading…
1
14
[SelectionDAG] Make (a & x) | (~a & y) -> (a & (x ^ y)) ^ y available for all targets backend:AMDGPU backend:NVPTX backend:RISC-V backend:SystemZ backend:WebAssembly backend:X86 llvm:SelectionDAG SelectionDAGISel as well
#137641 opened Apr 28, 2025 by el-ev Loading…
1
18
[CodeGen] Port gc-empty-basic-blocks to new pass manager backend:X86 llvm:codegen
#137585 opened Apr 28, 2025 by paperchalice Loading…
4
[AVX-512] Propagating lowest bit to all bits in u64 lane should use sra(sll(x, 63), 63) instead of neg(and(x, 1)) backend:X86 missed-optimization
#137575 opened Apr 28, 2025 by Validark
4
[X86][BreakFalseDeps] Using reverse order for undef register selection backend:X86 llvm:regalloc tablegen
#137569 opened Apr 28, 2025 by phoebewang Loading…
9
[AVX-512] vpternlog can be used even when a subexpression is consumed backend:X86
#137520 opened Apr 27, 2025 by Validark
1
[clang] __MMX__ defined on non-SSE2 x86 targets backend:X86 clang:driver 'clang' and 'clang++' user-facing binaries. Not 'clang-cl'
#137484 opened Apr 27, 2025 by thrimbor
6
[X86] Suboptimal code for AVX-512 narrowing / blended permutex2var backend:X86 missed-optimization
#137422 opened Apr 26, 2025 by dzaima
@RKSimon
1
[X86][GlobalISel] - Legalize And Select of G_FPTOSI/G_SITOFP in X87 mode backend:X86 llvm:globalisel
#137377 opened Apr 25, 2025 by pawan-nirpal-031 Loading…
8
[NFC][LLVM][CodeGen][X86] Add ConstantInt/FP based vector support to MachineInstr fixup and printing code. backend:X86
#137331 opened Apr 25, 2025 by paulwalker-arm Loading…
13
[X86] foldMemoryOperandCustom - attempt to load-fold with a VEXTRACTF128/I128 into a regular load backend:X86
#137316 opened Apr 25, 2025 by RKSimon Loading…
5
SelectionDAG: Support nofpclass with zero/pzero/nzero backend:X86 llvm:SelectionDAG SelectionDAGISel as well
#137305 opened Apr 25, 2025 by wzssyqa Loading…
5
[X86][LV] Zen4: Loop Vectorization with masked memops slower than scalar backend:X86 vectorizers
#137213 opened Apr 24, 2025 by mcinally
@RKSimon
4
[x86] Unable to fold table lookup into tail call backend:X86
#136848 opened Apr 23, 2025 by zmodem
1
7
[AVX-512] Fused-load doesn't work for <8 x i64>{ (PowerOf2 - 1), 0, 0, 0, 0, 0, 0, 0 } backend:X86
#136750 opened Apr 22, 2025 by Validark
5
ProTip! Find all open issues with in progress development work with linked:pr.